![]() ![]() |
Log in   :   Register |
|||||||||||||||||||||||||||||||||||||||||||||||||
|
April 9, 2008 - Intellitech CEO, CJ Clark, to present at IEEE FPGA lecture series on Mission-Critical FPGA-based Embedded Systems. IEEE FPGA. April 1-3, 2008 - Learn about the latest in combinational JTAG/Functional/Analog Testers at APEX, Las Vegas, NV, Booth 383. Feb 20-22, 2008 - Meet with Intellitech's JTAG experts at NEPCON Delhi, India, Booth C139 Feb 5-6, 2008 - Intellitech focuses on lowering engineering touch time at DesignCon, Santa Clara Convetion Center. DesignCon Email Jan 2008 - Intellitech PT100Pro an integrated solution for functional, analog and boundary-scan test receives 2008 TMW Best-in-Test Award. Functional Tester ITC 2007 - Intellitech offers new Concurrent JTAG test platform for PCBs with ARM based processors. ARM JTAG Tester SystemBIST captures the attention of FPGA Journal at DAC Conference. FPGA Journal Story Polycom's success with Intellitech's Eclipse and TEST-IP highlighted in TMW June cover story. TMW Cover Story
Register for the white paper: New Strategies for cost effective production PCB test and configuration "We chose Intellitech's PT100 PCB tester because it enables us to program and test many PCB cards concurrently. The PT100 enables us to expand the number of tet channels as our production needs grow, protecting our investment for many years to come. Concurrent test lowers our overall cost of test and FLASH programming when compared to ICT." Marcus Andrade, CEO, VTEC
"In our market, system cost is an important factor in our customer's decision process. Xalted selected Intellitech's SystemBIST and Concurrent JTAG Architecture in order to lower our FPGA configuration and system test costs." Robert D. Connolly V.P. Product Engineering, Xalted Networks (India)
This requires Chinese fonts:
|
||||||||||||||||||||||||||||||||||||||||||||||||